the test that the test the test that the test that the test that the test that the test the test that the test the tes

Please type a plus sign (+) inside this box → +

PTO/SB/05 (1/98)
Approved for use through 09/30/2000 OMB 0651-0032
Patent and Trademark Office U.S DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION **TRANSMITTAL**

Attorn	ey Docket No.	4309US	(99-13	328)		•	
First li	nventor or App	lication Identif	ier Wen	Li			
Title	METHOD AND APPA	RATUS FOR OUTPU	r data sync	HRONIZATION	WITH SYS	STEM CLOCK	IN DDR
					-		7

plications under 37 CER 1 53(b)) Eypress Mail Label No.

Expres	
APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.	Assistant Commissioner for Patents ADDRESS TO: Box Patent Application Washington, DC 20231
* Fee Transmittal Form (e.g., PTO/SB/17)	6. Microfiche Computer Program (Appendix)
(Submit an original, and a duplicate for fee processing) X Specification [Total Pages 15] (preferred arrangement set forth below)	7. Nucleotide and/or Amino Acid Sequence Submission (If applicable, all necessary)
- Descriptive title of the Invention	a Computer Readable Copy
 Cross References to Related Applications Statement Regarding Fed sponsored R & D 	b. Paper Copy (identical to computer copy)
- Reference to Microfiche Appendix	
- Background of the Invention	c. Statement verifying identity of above copies
- Brief Summary of the Invention	ACCOMPANYING APPLICATION PARTS
- Brief Description of the Drawings (if filed)	
- Detailed Description	8. X Assignment Papers (cover sheet & document(s))
- Claim(s)	9. X 37 C.F.R.§3.73(b) Statement X Power of Attorney
- Abstract of the Disclosure	(When there is all assignee)
X Drawing(s) (35 U.S.C. 113) [Total Sheets 5]	10. English Translation Document (if applicable) Information Disclosure Copies of IDS
. Oath or Declaration [Total Pages 2]	11. X Information Disclosure Copies of IDS Statement (IDS)/PTO-1449 X Citations
a. X Newly executed (original or copy)	12. Preliminary Amendment
b. Copy from a prior application (37 C.F.R. § 1.63 (for continuation/divisional with Box 17 completed)	· · · · · · · · · · · · · · · · · · ·
[Note Box 5 below]	(Should be specifically itemized) * Small Entity * Statement filed in prior and items.
i. <u>DELETION OF INVENTOR(S)</u> Signed statement attached deleting	Statement filed in prior applicat Status still proper and desired
inventor(s) named in the prior application	(P10/8B/09-12) Certified Copy of Priority Document(s)
see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b). Incorporation By Reference (useable if Box 4b is checked)	(if foreign priority is claimed)
The entire disclosure of the prior application, from which	a 16. Other:
copy of the oath or declaration is supplied under Box 4b	
	ying * A new statement is required to be entitled to pay small entity fees, excein. where one has been filed in a prior application and is being relied upon
7. If a CONTINUING APPLICATION, check appropriate box, and	
Continuation Divisional Continuation-in-part	
Prior application information: Examiner	Group / Art Unit:
	DENCE ADDRESS

Customer Number or Bar Code Label	or X Correspondence address below
(Insert Customer No. or A	ttach bar code label here):
Joseph A. Walkowski	
Trask Britt	
P.O. Box 2550	
Carle Tales Office Contains	Tit ob
City Salt Lake City State Country Tolophore	Utah Zip Code 84110
Country USA Telephone	(801) 532-1922 Fax (801) 531-9168
Name (Print/Type) Kenneth C. Booth	Registration No. (Attorney/Agent) 42,342
Signature Le att Co Bast	Date 06/01/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO. Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: EL500249777US

Date of Deposit with USPS: June 1, 2000

Person making Deposit: Jared S, Turner

APPLICATION FOR LETTERS PATENT

for

METHOD AND APPARATUS FOR OUTPUT DATA SYNCHRONIZATION WITH SYSTEM CLOCK IN DDR

Inventors:
Wen Li
Aaron M. Schoenfeld

Attorneys:
Joseph A. Walkowski
Registration No. 28,765
Kenneth C. Booth
Registration No. 42,342
TRASK BRITT
P.O. Box 2550
Salt Lake City, Utah 84110
(801) 532-1922

METHOD AND APPARATUS FOR OUTPUT DATA SYNCHRONIZATION WITH SYSTEM CLOCK IN DDR

5

BACKGROUND OF THE INVENTION

Field of the Invention: The present invention relates generally to synchronizing the timing of data transfer with a system clock using a delay lock loop. More particularly, the present invention relates to phase-locking to both the rising and the falling edges of the system clock by adding to or subtracting additional compensating delays to the falling edge of an internal clock.

10

15

20

25

30

State of the Art: Modern high-speed integrated circuit devices, such as synchronous dynamic random access memories (SDRAM), microprocessors, etc., rely upon clock signals to control the flow of commands, data, addresses, etc., into, through, and out of the devices. Additionally, new types of circuit architectures such as RAMBUS and SLDRAM require individual parts to work in unison even though such parts may individually operate at different speeds. As a result, the ability to control the operation of a part through the generation of local clock signals has become increasingly more important. Conventionally, data transfer operations are initiated at the edges of the clock signals (i.e., transitions from high to low or low to high).

In synchronous systems, integrated circuits are synchronized to a common system reference clock. This synchronization often cannot be achieved simply by distributing a single system clock to each of the integrated circuits for the following reason, among others. When an integrated circuit receives a system clock, the circuit often must condition the system clock before the circuit can use the clock. For example, the circuit may buffer the incoming system clock or may convert the incoming system clock from one voltage level to another. This processing introduces its own delay, with the result that the locally processed system clock, often will no longer be adequately synchronized with the incoming system clock. The trend towards faster system clock speeds further aggravates this problem since faster clock speeds reduce the amount of delay, or clock skew, which can be tolerated.

To remedy this problem, an additional circuit is conventionally used to synchronize the local clock to the system clock. Two common circuits which are used for this purpose are the phase-locked loop (PLL) and the delay-locked loop (DLL). In the phase-locked loop, a voltage-controlled oscillator produces the local clock. The phases of the local clock and the system clock are compared by a phase-frequency detector, with the resulting error signal used to drive the voltage-controlled oscillator via a loop filter. The feedback via the loop filter phase locks the local clock to the system clock. The delay-locked loop generates a synchronized local clock by delaying the incoming system clock by an integer number of periods. More specifically, the buffers, voltage level converters, etc. of the integrated circuit introduce a certain amount of delay. The delay-locked loop introduces an additional amount of delay such that the resulting local clock is synchronous with the incoming system clock.

In double data rate (DDR) dynamic random access memory (DRAM), wherein operations are initiated on both the rising and the falling edges of the clock signals, it is known to employ a delay lock loop (DDL) to synchronize the output data with the system clock (XCLK) using a phase detector. In an ideal case, the rising edge data is perfectly aligned with the rising edge of the XCLK, the falling edge data is perfectly aligned with the falling edge of the XCLK, and the tAC, or time from when a transition occurs on the XCLK to the time when the data comes through the synchronizing data output (DQ), is within specifications. To approximate an ideal system, a phase detector is conventionally used to lock the rising edge of the DQ signal to the rising edge of the XCLK. In the ideal system, as a result of the rising edge of the DQ signal being phase-locked to the rising edge of the XCLK, the falling edge of the DQ signal changes phase at the same time as the XCLK, or at least within an allowed tolerance (tAC).

Figure 1 depicts a DDR DRAM data synchronizing circuit using a DLL as is presently contemplated in the art. At system initialization, a phase detector 2 is activated by an initialization signal 4. The phase detector 2 compares the phase of a signal on the CLKIN signal line 6, a derivative of the signal on the XCLK signal line 8, with a signal on the OUT_MDL signal line 10, a model of the data output timing signal. The phase detector 2 then adjusts the DLL delay elements 12 using right shift and left shift signals,

10

15

20

25

30

on respective ShiftR 14 and ShiftL 16 signal lines, to respectively decrease or increase the time delay added to the CLKIN signal on the CLKIN signal line 6 with respect to the OUT_MDL signal on the OUT_MDL signal line 10. By adjusting the delay of the signal on the CLKIN signal line 6 through the DLL delay elements 12, the phase detector 2 can align the rising edge of the signal on the XCLK signal line 8 with the rising edge of the signal on the DQ signal line 24.

Figure 2 is a timing diagram for the synchronizing circuitry of Figure 1. As shown in Figure 2, the rising edge 26 of the XCLK signal 9, which is carried on the XCLK signal line of Figure 1, is aligned with the rising edge 28 of the DQ signal 25, which is carried on the DQ signal line 24 of Figure 1. As is indicated by the arrows shown in Figure 2, the rising edge 30 DLLCLK signal 33 (carried on the DLLCLK signal line 32 of Figure 1) initiates the rise and fall of the DLLR signal 21 (carried on the DLLR signal line 20 of Figure 1), through the Rise Fall CLK Generator 18 (Figure 1), which in turn initiates the rising edge 28 of the DQ signal 25. Likewise, the rising edge 34 of the /DLLCLK signal 37 (carried on the /DLLCLK signal line 36) initiates the rise and fall of the DLLF signal 23 (carried on the DLLF signal line 22 of Figure 1) which in turn initiates the falling edge 42 of the DQ signal 25. For proper data synchronization, the timing difference 46 between the falling edge 44 of the XCLK signal 9 and the falling edge 42 of the DQ signal 25 must be less than the tAC specifications for the system in which the synchronizing circuitry will be used. For the example shown in Figure 2, the data is firing in a high-low, high-low pattern.

Unfortunately, however, not all synchronizing circuitry components are "ideal". Variations in layout, fabrication processes, operating temperatures, and the like, result in non-symmetrical delays among the DLL delay elements 12 (i.e. a high to low delay (tPHL) is not equal to a low to high delay (tPLH)). Because tPHL conventionally does not equal tPLH, this also results in a skewed data eye and a larger difference 46 between the falling edge 44 of the XCLK signal 9 and the falling edge 42 of the DQ signal 25. In other words, as shown in Figure 2, for an XCLK signal 9 having a 55/45 duty cycle, due to inconsistencies in the DLL delay elements 12 (Figure 1), the DLLCLK 33 and /DLLCLK 37 signals may have a duty cycle of 40/60. Because it is the rising edge 30 of the

DLLCLK signal 33 and the falling edge 34 of the /DLLCLK signal 37 from which the rising 28 and falling 42 edges of the DQ signal 25 result, the non-symmetrical delays may result in a non-functional system. Furthermore, because the number of DLL delay elements used is cycle time dependent, the skew and difference 46 are also cycle time dependent. This unpredictable skew is undesirable for reliable high speed performance.

It is therefore desirable to have synchronizing circuitry including a DLL which compensates for, or at least makes predictable, the variations in delay among the DLL delay elements to enable better matching between the XCLK signal and the DQ signal and thus more reliable performance at high speeds.

SUMMARY OF THE INVENTION

The present invention provides a method and apparatus to compensate for DLL skew. A first phase detector, an array of DLL delay elements and accompanying circuitry are disclosed to phase-lock the rising edge of a local data timing signal such as the DQ signal with the rising edge of the system clock XCLK signal. Additionally, a second phase detector, an array of DLL delay elements and accompanying circuitry are disclosed to phase-lock the falling edge of the DQ signal with the falling edge of the XCLK signal. Phase-locking both the rising and falling edges of the signals compensates for variances in the delay caused by the delay elements.

A method is disclosed wherein a system clock is received, processed and compared with a signal representative of an output data timing signal to adjust a setting of a delay circuit to phase-lock a first edge of the system clock to a first edge of the data output timing clock signal. The delayed clock signal is then received, processed and compared with a second signal representative of an output data timing signal to adjust a setting of a delay circuit to phase-lock a second edge of the system clock to a second edge of the data output timing signal. A phase-lock is accomplished when differences between the phases of the compared signals is substantially zero, or at least within an allowed tolerance.

An electronic system is disclosed comprising a processor, a memory device, an input, an output and a storage device, at least one of which includes a printed circuit

5

10

5

15

20

25

board or other substrate having data synchronizing circuitry according to the present invention. A semiconductor substrate is also disclosed having data synchronizing circuitry according to the present invention.

5

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

The nature of the present invention as well as other embodiments of the present invention may be more clearly understood by reference to the following detailed description of the invention, to the appended claims, and to several drawings herein, wherein:

10

15

20

Figure 1 is a block diagram of a prior art data synchronizing circuit;

Figure 2 is a timing diagram of the signals found in the prior art data synchronizing circuitry of Figure 1;

Figure 3 is a block diagram of data synchronizing circuitry according to an embodiment of the present invention;

Figure 4 is a timing diagram of the signals found in the data synchronizing circuitry of Figure 3;

Figure 5 is a block diagram of an electronic system including a substrate according to the present invention; and

Figure 6 is a diagram of a semiconductor wafer having circuitry configured according to an embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

25

Figure 3 is a block diagram of an embodiment of a data synchronizing circuit according to the present invention. The embodiment in Figure 3 includes a first phase detector 50, like the phase detectors known in prior art synchronizing circuitry, which detects the relative phases of the signal on the CLKIN signal line 52, a derivative of the signal on the system clock signal line XCLK 54, and the signal on the OUT_MDL signal line 56, which models the timing of the signal on the data output DQ signal line 58. In response to a timing difference between the relative phases of the signals on the CLKIN signal line 52 and the OUT_MDL signal line 56, the first phase detector 50 adjusts the

10

15

20

25

delay to the signal on the CLKIN signal line 52 by sending shift left and shift right signals through respective Shift L 60 and ShiftR 62 signal lines to the DLL delay elements 58 to phase-lock the respective rising edges 64 and 66 (Figure 4) of the CLKIN 53 and OUT_MDL 57 signals (Figure 4). Phase-locking the rising edges 64 and 66 (Figure 4) of the CLKIN 53 and OUT_MDL 57 signals respectively causes the rising edges 68 and 70 (Figure 4) of the XCLK 55 and DQ 59 signals (Figure 4) to align.

Once the first phase detector 50 has achieved a phase-lock, it outputs a phase-lock signal through a phase-lock signal line 72 to initiate a second phase detector 74. The second phase detector 74 compares the relative phases of the signals on the /CLKIN signal line 76, which is a derivative of the signal on the /XCLK signal line 78, and the /OUT_MDL signal line 80, which models the inverse of the timing of the data output signal on the DQ signal line 58. The CLKIN signal and the XCLK signal are related by a clock buffer 48. Similarly, the /CLKIN signal and the /XCLK signal are related by a clock buffer 49. In response to timing differences between the relative phases of the signals on the /CLKIN signal line 76 and the /OUT_MDL signal line 80, the second phase detector 74 adjusts the delay to the /DLLCLK signal 82, caused by a delay circuit 84 and within a predetermined range of variance, by sending a delay adjust control signal on a delay adjust signal line 86. Another delay circuit 88 delays the signal on the DLLCK signal line 90 by fixed amount selected by a set register circuit 92. Preferably, the set register circuit 92 sets the delay circuit 88 for the signal on the DLLCLK signal line 90 in the middle of the delay range (e.g. set = $\frac{1}{2}$ n where n is the integer number of delay elements). By placing the delay set in the middle of the delay range, the range of available positive and negative delays for the delay circuit 84 on the /DLLCLK signal line 32 is maximized. Alternatively, a third variable delay circuit could be used in place of delay circuit 88 to further fine-tune the rising edge of the system clock signal, though this is not preferred. Delaying the signal on the /DLLCLK signal line 82 by a variable amount controlled by the second phase detector 74 enables alignment of the rising edge 94 of the /CLKIN signal 77 with the rising edge 96 of the /OUT_MDL signal 81 (Figure 4). Alignment of the respective rising edges 94 and 96 of the /CLKIN 77 and

10

15

20

25

/OUT_MDL 81 signals, in turn, results in the alignment of the respective falling edges 98 and 100 of the XCLK 55 and DQ 59 signals (Figure 4).

As shown in Figure 4, by delaying the /DLLCLK signal 83 by a time interval necessary to align the falling edges 98 and 100 of the XCLK 55 and DQ 59 signals, the DLLF signal 103, which is initiated by the rising edge 104 of the /DLLCLK signal 83, is delayed, resulting in a delay of the falling edge 100 of the DQ signal 59. With a second phase detector 74 and delay circuit 84, despite timing cycle dependant variations in delay elements affecting the primary clock signal adjustments through DLL delay elements 58, a signal which has been skewed to a 40/60 duty cycle from a 55/45 duty cycle may be corrected back to a 55/45 duty cycle for better performance at high speeds.

Thus, in reference to Figures 3 and 4, to align both the rising 68 and 70 and falling 98 and 100 edges of the XCLK 55 and DQ 59 signals, and thus, ensure the tAC specifications are met, two phase detectors 50 and 74 are used to separately initiate portions of the DQ signal 59. According to an embodiment of the invention, a system clock signal is received, processed and compared with a signal representative of the timing of the DQ signal 59. The processed system clock signal 52 is delayed by delay circuitry 58 set by a first phase detector 50. The output of delay circuitry 58 is further delayed by delay circuitry 88 set by a set register 92. The inverse of the delayed system clock signal is also further delayed by delay circuitry 84 set by a second phase detector 74. In this way, both the rising and falling edges of the system clock signal may be aligned with both the rising and falling edges of the local clock signal. By aligning both the rising and falling edges of the system and local clock signals, variations in delays caused by the various DLL delay elements are compensated.

Figure 5 is a block diagram of an electronic system 200 which includes components having one or more substrates 206 comprising circuit traces or other signal lines and components configured according to one or more embodiments of the present invention. The electronic system 200 includes a processor 204 for performing various computing functions, such as executing specific software to perform specific calculations or tasks. Additionally, the electronic system 200 includes one or more input devices 208, such as a keyboard or a mouse, coupled to the processor 204 to allow an operator to

10

15

20

25

interface with the electronic system 200. The electronic system 200 also includes one or more output devices 210 coupled to the processor 204, such output devices including such outputs as a printer, a video terminal or a network connection. One or more data storage devices 212 are also conventionally coupled to the processor 204 to store or retrieve data from external storage media. Examples of conventional storage devices 212 include hard and floppy disks, tape cassettes, and compact disks. The processor 204 is also conventionally coupled to a cache memory 214, which is usually static random access memory ("SRAM"), and to DRAM 202. It will be understood, however, that the printed circuit board 206 or other substrate configured according to one or more of the embodiments of the present invention may be incorporated into any one of the cache, DRAM, input, output, storage and processor devices 214, 202, 208, 210, 212, and 204.

As shown in Figure 6, circuitry 218 in accordance with one or more embodiments described herein, the present invention may be fabricated on the surface of a semiconductor wafer 216 of silicon, gallium arsenide, or indium phosphide. One of ordinary skill in the art will understand how to adapt such designs for a specific chip architecture or semiconductor fabrication process. Of course, it should be understood that the circuitry 218 may be fabricated on semiconductor substrates other than a wafer, such as a Silicon-on-Insulator (SOI) substrate, a Silicon-on-Glass (SOG) substrate, a Silicon-on-Sapphire (SOS) substrate, or other semiconductor material layers on supporting substrates.

Although the present invention has been shown and described with reference to a particular preferred embodiment, various additions, deletions and modifications that are obvious to a person skilled in the art to which the invention pertains, even if not shown or specifically described herein, are deemed to lie within the scope of the invention as encompassed by the following claims.

The first that the fi

5

10

15

20

CLAIMS

What is claimed is:

- 1. A method of synchronizing a local timing signal with a clock signal, the method comprising:
- delaying a clock signal in response to at least a first control signal to generate a first delayed clock signal;
- delaying the first delayed clock signal in response to at least a second control signal to generate a second delayed clock signal; and
- generating a timing signal synchronized to the clock signal in response to the first and second delayed clock signals.
- 2. The method of claim 1, wherein generating a timing signal synchronized to the timing signal comprises:
- generating a rising edge of the timing signal in response to the first delayed clock signal; and
- generating a falling edge of the timing signal in response to the second delayed clock signal.
- 3. The method of claim 2, wherein the rising edge of the timing signal is generated in response to a rising edge of the first delayed clock signal.
- 4. The method of claim 2, wherein the falling edge of the timing signal is generated in response to a rising edge of the second delayed clock signal.
- 5. The method of claim 1, further comprising:
 comparing a signal representative of the timing signal with the clock signal; and
 generating the at least a first control signal in response to a phase difference between the
 clock signal and the signal representative of the timing signal.

10

15

20

- 6. The method of claim 5, wherein generating a synchronized timing signal further comprises phase-locking a rising edge of the clock signal with a rising edge of the timing signal when the phase difference is substantially zero.
- 7. The method of claim 6, further comprising generating a phase-lock signal in response to phase-locking the rising edges of the clock signal and the timing signal.
 - 8. The method of claim 7, further comprising:
 comparing a signal representative of an inverse of the timing signal with an inverse of the clock signal; and
 generating the at least a second control signal in response to a phase difference between the signal representative of the inverse of the timing signal and the inverse of the clock signal.
 - 9. The method of claim 8, further comprising phase-locking a falling edge of the clock signal with a falling edge of the local timing signal when the phase difference is substantially zero.
 - 10. The method of claim 8, wherein comparing the signal representative of an inverse of the timing signal with an inverse of the clock signal is initiated in response to a rising edge of the clock signal being phase-locked with a rising edge of the timing signal.
- 11. The method of claim 1, further comprising:
 generating an inverse clock signal; and
 generating a timing signal synchronized to the inverse clock signal in response to the first
 and second delayed clock signals.

10

15

20

- 12. A method of generating a timing signal, the method comprising: delaying a clock signal in response to at least a first control signal; delaying the delayed clock signal in response to at least a second control signal to establish at least one twice delayed clock signal; and generating a timing signal in response to the at least one twice delayed clock signal.
- 13. The method of claim 12, wherein delaying the delayed clock signal comprises:
 generating an inverse of the delayed clock signal;
 delaying the delayed clock signal by a fixed number of delays; and
 delaying the inverse of the delayed clock signal by a variable number of delays.
- 14. The method of claim 13, wherein generating a timing signal in response to the twice delayed clock signal comprises:

 generating a rising edge of the timing signal in response to the delayed clock signal delayed by a fixed number of delays; and

 generating a falling edge of the timing signal in response to the inverse of the delayed clock signal delayed by a variable number of delays.
- 15. The method of claim 13, further comprising varying the variable number of delays in response to the at least a second control signal.
- 16. The method of claim 12, further comprising generating the at least a second control signal in response to a phase difference between an inverse of the clock signal and an inverse of a signal representative of the timing signal.

10

15

20

- 17. A data synchronizing circuit comprising:
- at least two operably coupled phase detectors, each phase detector configured to generate at least one control signal in response to at least one signal representative of a system clock signal, at least one signal representative of a local timing signal and at least one initialization signal; and
- circuitry coupled to the at least two phase detectors and configured to generate a timing signal synchronized with the system clock signal.
- 18. The data synchronizing circuit of claim 17, wherein a first of the at least two phase detectors is coupled to a first delay circuit, the first delay circuit being coupled to a signal line configured to receive a signal representative of the system clock signal, and wherein a second of the at least two phase detectors is coupled to a second delay circuit, the second delay circuit being coupled to the first delay circuit and to the circuitry configured to generate the timing signal.
- 19. The data synchronizing circuit of claim 17, further comprising circuitry coupled to the first and second delay circuits, the circuitry configured to create at least one signal in response to at least one of a rise and a fall in at least one signal generated by at least one of the first and second delay circuits.
- 20. The data synchronizing circuit of claim 19, wherein the circuitry coupled to the first delay circuit is coupled through a third delay circuit.
- 21. The data synchronizing circuit of claim 20, wherein the third delay circuit is configured to delay a signal a fixed number of delays.
- 22. The data synchronizing circuit of claim 18, wherein the second delay circuit is coupled to the first delay circuit through a signal inverter.

11111	
111111111111111111111111111111111111111	
1	
	iini Iini
1	
<u>-</u>	<u> </u>
;	}
:	**
	z <u>.</u>
-	
: 27.75	

10

15

20

25

23. An electronic system comprising:

a processor;

a memory device associated with the processor; and

at least one of an input device, an output device and a data storage device associated with the processor;

wherein at least one component of the electronic system comprises a data synchronizing circuit comprising:

at least two operably coupled phase detectors, each phase detector configured to generate at least one control signal in response to at least one signal representative of a system clock signal, the at least one signal representative of a local timing signal and at least one initialization signal; and

circuitry coupled to the at least two phase detectors and configured to generate a data timing signal synchronized to the system clock signal in response to outputs from each of the at least two phase detectors.

A semiconductor substrate comprising structures configured to 24. synchronize data to a system clock signal, the structures comprising:

at least two operably coupled phase detectors, each phase detector configured to generate at least one control signal in response to at least one signal representative of a system clock signal, the at least one signal representative of a local timing signal and at least one initialization signal; and

circuitry coupled to the at least two phase detectors and configured to generate a data timing signal synchronized to the system clock signal in response to outputs from each of the at least two phase detectors.


10


15


ABSTRACT OF THE DISCLOSURE


A method and apparatus for substantially reducing or eliminating the timing skew caused by delay elements in a delay locked loop. A method and apparatus is disclosed wherein a rising edge of a local timing signal is established and phase-locked to a rising edge of a system clock signal by delaying the system clock signal. A falling edge of the local timing signal is established and phase-locked to a falling edge of the system clock signal by further delaying only a portion of a signal representative of the delayed clock signal. By separately delaying different portions of the system clock signal and using the separately delayed portions to establish a local timing signal, a local timing signal may be established which is compensated for the varied effects of delay elements in a delay locked loop.


N \2269\4309\4309 patent application.wpd 5/23/00











DECLARATION FOR PATENT APPLICATION (WITH POWER OF ATTORNEY)

As an inventor named below or on any attached continuation page, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

is attached hereto.

Citizenship: U.S.A.

Post Office Address: 2427 E. Glouscester Street, Boise, Idaho 83706

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled METHOD AND APPARATUS FOR OUTPUT DATA SYNCHRONIZATION WITH SYSTEM CLOCK IN DDR, the specification of which (check one):

□ was filed on as United	States application serial no.	and was amen	ded on .		
				•	
I hereby state that I have reviewed and unreferred to above.	nderstand the contents of the above	e-identified specificati	on, including the claims, as amend	ed by any amer	ıdment
I acknowledge the duty to disclose to the matter claimed in this application, as "material"				ntability of the s	subject
I hereby claim foreign priority benefits u certificate or § 365(a) of any PCT internation attached continuation page and have also idea PCT international application(s) designating a which priority is claimed.	nal application(s) designating at leantified below and on any attached	ast one country other continuation page any	than the United States of America if foreign application for patent or in	listed below and aventor's certifi	d on any cate or any
Prior foreign/PCT application(s):				Priority Clain	ned
(number)	(coun	try)	(day/month/year filed)	Yes	No
(number) I hereby claim the benefit under Title 35	(coun	try)	(day/month/year filed)	Yes	No
application is not disclosed in any such prior that to disclose to the U.S. Patent and Trade Regulations § 1.56 which became available became (application serial no.)	mark Office all information know	n to me to be materia	I to patentability as defined in Title	37, Code of Fe g date of this ap	ederal
(application serial no.)	(filing date)		(status - pending, patented or abandoned)		
I hereby claim the benefit under Title 35, (provisional application no.)	United States Code, § 119(e) of a (filing date)	any United States prov	visional application(s) listed below:		
I hereby appoint the following Registered therewith:	Practitioners to prosecute this app	lication and to transac	et all business in the Patent and Tra	ademark Office	connected
David V. Trask, Reg. No. 22,012 Joseph A. Walkowski, Reg. No. 28,765 Kent S. Burningham, Reg. No. 30,453 Brick G. Power, Reg. No. 38,581 Devin R. Jensen, Reg. No. 44,805 Samuel E. Webb, Reg. No. 44,394 Michael L. Lynch, Reg. No. 30,871	William S. Britt, Reg. No. 2 James R. Duzan, Reg. No. 2 Edgar R. Cataxinos, Reg. N Kenneth B. Ludwig, Reg. N Eleanor V. Goodall, Reg. N David L. Stott, Reg. No. 43 Lia M. Pappas, Reg. No. 34	28,393 Io. 39,931 Io. 42,814 Io. 35,162 3,937	Laurence B. Bond, Reg. No. 30, Allen C. Turner, Reg. No. 33,04 Stephen R. Christian, Reg. No. 3 Paul C. Oestreich, Reg. No. 44,9 Kenneth C. Booth, Reg. No. 42,3 Kerry D. Tweet, Reg. No. 45,95	1 32,687 983 342	
TR P.0	eph A. Walkowski, telephone no. RASK BRITT O. BOX 2550 It Lake City, Utah 84110	(801) 532-1922.			
I hereby declare that all statements made hand further that these statements were made veloth, under Section 1001 of Title 18 of the U issued thereon. Full name of first joint inventor: Wen Li	vith the knowledge that willful fals	se statements and the	like so made are punishable by fine	e or imprisonme	ent, or
Inventor's signature Residence: Boise, Idaho		Date	-/25100		_

DECLARATION FOR PATENT APPLICATION

(continuation page)

Invention title: METHOD AND APPARATUS FOR OUTPUT DATA SYNCHRONIZATION WITH SYSTEM CLOCK IN DDR Inventor name(s) appearing on first declaration page: Wen Li

Additional original, first and joint inventor(s):

Hart in after the find that they had been the

Full name of second joint inventor: Aaron M. Schoenfeld
Inventor's signature

Residence: Boise, Idaho
Citizenship: U.S.A.

Date

5-25-00

Post Office Address: 4226 S. Trailridge Avenue, Boise, Idaho 83705

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Li et al

Examiner:

Unknown

Serial No.:

Not Yet Assigned

Group Art Unit:

Unknown

Filed:

Attorney Docket No.:

4309US (99-1328)

Title:

METHOD AND APPARATUS FOR OUTPUT DATA SYNCHRONIZATION WITH SYSTEM CLOCK IN DDR

POWER OF ATTORNEY BY ASSIGNEE AND CERTIFICATE UNDER 37 CFR § 3.73(b)

Assistant Commissioner for Patents Washington, D.C 20231

Sir:

MICRON TECHNOLOGY, INC, assignee of the entire right, title and interest by assignment from the inventor(s) in the aboveidentified application, hereby appoints the following attorneys and agents:

David V. Trask, Reg No. 22,012 Joseph A. Walkowski, Reg. No. 28,765 Kent S. Burningham, Reg. No. 30,453 Brick G. Power, Reg. No. 38,581 Devin R. Jensen, Reg. No. 44,805 Samuel E. Webb, Reg. No. 44,394 Michael L. Lynch, Reg. No. 30,871

William S. Britt, Reg. No. 20,969 James R. Duzan, Reg. No. 28,393 Edgar R. Cataxinos, Reg. No. 39,931 Kenneth B. Ludwig, Reg. No. 42,814 David L. Stott, Reg. No. 43,937 Kerry D Tweet, Reg. No 45,959 Lia M Pappas, Reg. No. 34,095

Laurence B. Bond, Reg. No 30,549 Allen C. Turner, Reg. No. 33,041 Stephen R. Christian, Reg No. 32,687 Paul C. Oestreich, Reg No 44,983 Kenneth C. Booth, Reg. No. 42,342 Eleanor V. Goodall, Reg No 35,162

as its attorneys with full power of substitution to prosecute this application and all applications claiming filing date priority therefrom and to transact all business in the U.S. Patent and Trademark Office in connection therewith

The above-identified assignee hereby elects, pursuant to 37 C.F.R. § 3.71, to conduct the prosecution of the above-identified patent application to the exclusion of the inventor(s).

A chain of title from the inventor(s) of the above-identified patent application to the above-identified assignee is shown

[] In an assignment recorded in the U.S. Patent and Trademark Office at Reel, Frame.

[X] In an assignment filed herewith for recordation, a true copy of which is attached hereto.

The undersigned has reviewed the above-identified assignment and, to the best of his knowledge and belief, title is in the above-identified assignee

The undersigned further avers that he is empowered to make and sign the foregoing certification on behalf of the above-identified assignee, and to take the action set forth herein on its behalf.

Please direct all communications regarding the above-identified application to.

Joseph A. Walkowski, TRASK BRITT P.O. Box 2550 Salt Lake City, UT 84110 Tele. (801) 532-1922

Fax: (801) 531-9168

Respectfully Submitted,

MICRON TECHNOLOGY, INC

Michael L. Lynch, Esq.

Reg. No. 30,871 Chief Patent Counsel,

MICRON TECHNOLOGY, INC.

N:\2269\4309\POA by Assignee.wpd